After more than 1 year from its end, the FP7 Clereco project (http://www.clereco.eu) still produces results in the field of cross-layer reliability analysis.

This paper that has been accepted for publication in an upcoming issue of IEEE Transactions on Computers proposes a framework for Early System Reliability Analysis for Cross-layer Soft Errors Resilience in Memory Arrays of Microprocessor Systems.